Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2480	(713/1).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/22 18:47
S2	1291	(713/100).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/22 18:31
<b>S</b> 3	1222	(710/5).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/03 16:32
S5	2	(("5859911") or ("6253319")).PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/22 19:17
S6	. 17	("5440632"   "5444850"   "5734819"   "5787367").PN. OR ("5859911").URPN.	US-PGPUB; USPAT; USOCR	ADJ	ON	2007/04/22 19:32
<b>S</b> 7	263	(reset and power and gate).ab.	US-PGPUB; USPAT; USOCR	ADJ	ON	2007/04/22 19:33
S8	2480	(713/1).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/23 08:13
S9	1291	(713/100).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/23 08:13
S10	1222	(710/5).CCLS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/23 08:13
S11	4395	S8 or S9 or S10	US-PGPUB; USPAT; IBM_TDB	ADJ	ON .	2007/04/23 08:14
S12	1780	S11 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/23 08:14
S13 .	265	S12 and reset.ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/23 08:14
S14	23296	("708").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:30
S15	53516	("709").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:30
S16	29022	("710").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:30

S17	34089	("711").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:30
S18	13822	("712").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S19	30573	("713").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S20	42335	("714").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S21	28686	("715").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S22	11962	("716").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S23	13766	("717").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S24	6736	("718").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S25	7119	("719").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/24 12:31
S26	248007	S14 or S15 or S16 or S17 or S18 or S19 or S20 or S21 or S22 or S23 or S24 or S25	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 12:32
S27	3113	S26 and (reset).ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 12:32
S28	500	S27 and (prevent\$3 or stop\$3 or delay\$3 or prolong\$4 or preempt\$3).ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 12:37
S29	559	S27 and (prevent\$3 or stop\$3 or delay\$3 or prolong\$4 or preempt\$3 or inhibit\$3).ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:30
S30	420	(watchdog or watch dog or wtd). ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:45
S31	330	S30 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:31

			·			
S32	142	S31 and reset.ab.	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:33
S33	44	S30 and power down	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:41
S34	99	S30 and (shut down or shutdown)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:42
S35	70	S34 not S33	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:43
S36	10656	(watchdog or watch dog or wtd)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/24 15:45
S37	2994	S36 and S26	US-PGPUB; USPAT; IBM_TDB	ADJ	OŅ	2007/04/24 15:46
S38	649	S37 and safe	US-PGPUB; USPAT; IBM_TDB	ADJ .	ON	2007/04/24 15:46
S39	16175	d flip flop	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:37
S40	2627	S39 and invert	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:37
S41	2482	S40 and clock	US-PGPUB; USPAT; IBM_TDB	ADJ	ON.	2007/04/25 15:37
S42	230	S41 and feed back	US-PGPUB; USPAT; IBM_TDB	ADJ	ON-	2007/04/25 15:40
S43	1842	S41 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:40
S44	812	S43 and two input	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:44
S45	107013	flip flop	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:45
S46	23296	("708").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45

S47	53516	("709").CLAS.	US-PGPUB;	OR	OFF	2007/04/25 15:45
347	55516	( 709 ).CLAS.	USPAT; USOCR			2007/01/23 13:13
S48	29022	("710").CLAS.	US-PGPUB; USPAT; USOCR	OR '	OFF	2007/04/25 15:45
S49	34089	("711").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S50	13822	("712").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S51	30573	("713").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S52	42335	("714").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S53	28686	("715").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S54	11962	("716").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S55	13766	("717").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S56	6736	("718").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S57	7119	("719").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2007/04/25 15:45
S58	248007	S46 or S47 or S48 or S49 or S50 or S51 or S52 or S53 or S54 or S55 or S56 or S57	US-PGPUB; USPAT; IBM_TDB	ADJ .	ON	2007/04/25 15:45
S59	21070	S58 and (flipflop or flip flop)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:46
S60	5855	S59 and clock input	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:46
S61	340	S60 and feed back	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2007/04/25 15:46

				T	т	
S62	29	(("4507760") or ("4928289") or ("5016221") or ("5400326") or ("5675807") or ("5696988") or ("5742600") or ("5785041") or ("5781320") or ("5924112") or ("5978593") or ("5982634") or ("6014761") or ("6041397") or ("6061787") or ("6169928") or ("6246201") or ("6259648") or ("6298409") or ("6339558") or ("6356962") or ("6396894") or ("6442634") or ("6578093") or ("6725299") or ("20030088626")).PN.	US-PGPUB; USPAT; USOCR	OR .	OFF	2007/05/01 07:56
S63	40	write protection circuit	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/03 16:32
S64	3691	back up and hard drive	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/03 17:15
S65	1071	S64 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/03 17:16
S66	710	S65 and prevent	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/03 17:16
S67	12	S66 and prevent reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:01
S68	1	("6934871").PN.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/03 19:54
S69	3691	back up and hard drive	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:02
S70	1071	S69 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:02
S71	710	S70 and prevent	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:02
S72	12	S71 and (prevent reset)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:02
S73	596	prevent reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:03

				1		
S74	12	S73 and S69	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:06
S75	623305	back up or raid or nas or san	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:07
S76	104	S75 and S73	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:10
S77	23879	("708").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S78	60427	("709").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S79	30973	("710").CLAS.	US-PGPUB; USPAT; USOCR	OR .	OFF	2008/01/04 10:10
S80	40632	("711").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S81	19846	("712").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S82	34548	("713").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S83	54726	("714").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S84	31750	("715").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S85	13305	("716").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S86	15602	("717").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S87	7390	("718").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10
S88	7681	("719").CLAS.	US-PGPUB; USPAT; USOCR	OR	OFF	2008/01/04 10:10

S89	278627	S77 or S78 or S79 or S80 or S81 or S82 or S83 or S84 or S85 or S86 or S87 or S88	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:10
S90	97	S89 and (prevent adj reset)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 12:52
S91	21	S90 and S75	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:14
S92	249	S89 and (back up drive or backup drive)	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:15
S93	15	S92 and S73	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:17
S94	62	S89 and EFD	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:18
S95	27	S94 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 10:18
S96	102	S89 and (back up or backup) interface	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 12:53
S97	35	S96 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 14:03
S98	3	S75 and uninterrupt	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 14:04
S99	658	prevent interrupt	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 14:05
S10 0	346	S99 and reset	US-PGPUB; USPAT; IBM_TDB	ADJ	ON	2008/01/04 14:05

Page 7

		7	
1 1	M	6516	>
U	ノリ	XII	_
Sc	holar	O BE	ľΑ

Web Images Video News Maps more »

inhibit reset

2003 Search Advanced Scholar Search Scholar Preferences Scholar Help

#### Scholar All articles - Recent articles

Results 1 - 30 of about 26,600 for inhibit reset . (0.07 seconds)

All Results

Rapid turn-on voltage regulator - all 2 versions »

S Grossberg

TJ Petty - US Patent 4,574,232, 1986 - Google Patents

... 9 Claims, 2 Drawing Figures i 55 69-d, INHIBIT/RESET OUTPUT Page 2. US Patent Mar.

**G** Francis

4, 1986 POWER IN 83 55 ... REG 4,574,232 1 8 INHIBIT/RESET OUTPUT 20V 0V ...

M Keller-Wood

Cited by 8 - Related Articles - Web Search

P McNamara J Thompson

[воок] Cortical Dynamics of Feature Binding and Reset: Control of Visual Persistence - all 4 versions »

G Francis, S Grossberg, EC Mingolla, Boston ... - 1992 - psych.purdue.edu

... signals. Therefore, only the reset sig- nals generated by illusory contour

inducers inhibit the persisting illusory contours. Inducers ...

Cited by 60 - Related Articles - View as HTML - Web Search - Library Search

Power on reset signal circuit with clock inhibit and delayed reset - all 3 versions »

TR Witkowski - US Patent 5,446,403, 1995 - Google Patents

United States Patent Witkowski [54] POWER ON RESET SIGNAL CIRCUIT WITH CLOCK INHIBIT

AND DELAYED RESET [75] Inventor: ToddR.Witkowski,BentonHarbor, Mich. ...

Cited by 13 - Related Articles - Web Search

Regulated voltage supply with low voltage inhibit reset circuit - all 3 versions »

HR Macks... - US Patent 6,259,287; 2001 - Google Patents

... (54) REGULATED VOLTAGE SUPPLY WITH LOW VOLTAGE INHIBIT RESET CIRCUIT ... 4 Page 3. US

6,259,287 BI REGULATED VOLTAGE SUPPLY WITH LOW VOLTAGE INHIBIT RESET CIRCUIT ...

Cited by 2 - Related Articles - Web Search

Method and apparatus for discriminating or locating bar codes for an optical mark reader - all 2

versions »

GE Carsner, JV McMillin - US Patent 5,086,215, 1992 - Google Patents

... Operation of the discriminator ap -paratus 10 is inhibited via Inhibit/Reset Signal

92 when either Input Hopper Signal 90 or Input Hopper Up Position 91 are ...

Cited by 45 - Related Articles - Web Search

[PDF] MIRAC2: a mid-infrared array camera for astronomy - all 9 versions »

WF Hoffmann, JL Hora, GG Fazio, LK Deutsch, A ... - Proc. SPIE, 1993 - cfa.harvard.edu

... The array is clocked continuously and VDDR held low to inhibit reset for some number

of array-reads during which the charge in the array builds up. ...

Cited by 57 - Related Articles - View as HTML - Web Search

Implementation of a self-resetting CMOS 64-bit parallel adder withenhanced testability - all 6 versions »

W Hwang, G Gristede, P Sanda, SY Wang, DF Heidel - Solid-State Circuits, IEEE Journal of, 1999 - ieeexplore. ieee.org

... the basic circuit. The Evaluate signal inhibits the reset. This block

is defined as an "Inhibit Reset" block. If the reset is ...

Cited by 24 - Related Articles - Web Search

Automatic security monitor reporter - all 3 versions »

RR Brown - US Patent 5,455,561, 1995 - Google Patents

... In the case where the scene is permanently changed, the person investigating the

alarm will **reset** the system using the **inhibit reset** switch 6. Activating the ... Cited by 27 - Related Articles - Web Search

#### ... MOP4 by Nuclear Hormone Receptors in the Vasculature A Humoral Mechanism to Reset a

#### Peripheral Clock - all 13 versions »

P McNamara, S Seo, RD Rudic, A Sehgal, D ... - Cell, 2001 - Elsevier

... The physiological relevance of nuclear receptor-mediated inhibition of CLOCK and

MOP4 ... and therefore may utilize different mechanisms to reset peripheral clock ...

Cited by 157 - Related Articles - Web Search

#### Microcomputer reset circuit - all 3 versions »

T Morita... - US Patent 4,788,661, 1988 - Google Patents

... carried out normally in the microcomputer, it outputs pulses at its B terminal,

which clears a timer in the reset pulse generator circit (inhibit the reset). ...

Cited by 11 - Related Articles - Web Search

#### Corticosteroid inhibition of ACTH secretion - all 2 versions »

ME Keller-Wood - Endocrine Reviews, 1984 - Endocrine Soc

... Corticosteroid-induced inhibition of basal ACTH secretion has been shown to occur ....

that suggests that whereas comparator elements are not reset during stress, a ...

Cited by 327 - Related Articles - Web Search

# CLOCK PULSE REGENERATING CIRCUIT FOR DEMODULATING INPUT PULSE SIGNAL HAVING UNEVEN TIME PULSE ...

US Patent 3,790,892, 1974 - Google Patents

... 328/120, 164; 307/232, 234, INHIBIT-RESET SIGNAL II GENERATOR -, 1-1

307/269 ... 2, numeral 1 designates an inhibit-reset signal genera- ...

Cited by 3 - Related Articles - Web Search

#### Utilization of a reset output of a regulator as a system low-voltage inhibit - all 2 versions »

T Glowczewski, KB Carle - US Patent 4,992,951, 1991 - Google Patents

... Kevin J. Teska Attorney, Agent, or Firm—Mark P. Calcaterra [57] ABSTRACT A circuit

for the provision of low-voltage inhibit by using a reset output of a ...

Cited by 8 - Related Articles - Web Search

#### Set/reset scan flip-flops - all 2 versions »

FUR Qureshi - US Patent 5,574,731, 1996 - Google Patents

... 3circuit functions to inhibit reset during normal scan shift operation, when the

low going Test Enable signal for a 20 parallel data load cycle is synchronous ...

Cited by 7 - Related Articles - Web Search

#### <u>Digital transmission system</u> - all 3 versions »

AR Thomas, SP Ferguson - US Patent 4,788,681, 1988 - Google Patents

... This aligned state **inhibits reset** pulses to the Frame Interval Counter 55 and the system stays aligned to the frame word sequence which is present at the input ...

Cited by 21 - Related Articles - Web Search

#### Reset circuit of electronic device - all 3 versions »

T Hirotani, T Orimoto, K Moriya, K Kaneko, K ... - US Patent 5,576,650, 1996 - Google Patents

... 4) When the CPU 6 is executing decode and execution of an instruction while the software does not **inhibit** the **reset** 10 operation, both the software condition ...

Cited by 13 - Related Articles - Web Search

#### Specification-Based Prototyping for Embedded Systems - all 10 versions »

JM Thompson, MPE Heimdahl, SP Miller - Software Engineering-Esec/Fse'99: 7th European Software ..., 1999 - books.google.com

... it interacts with its environment. altitude, inhibit,reset . DPI status

DOI commands, watchdog indication Fig. 1. The ASW system ...

Cited by 61 - Related Articles - Web Search

#### Short-circuit protection circuit - all 2 versions »

D Conway - US Patent 3,944,889, 1976 - Google Patents

... counter 10 from its previous (inhibit/reset) condition, Aload, which in this embodiment

is a light bulb 1, is 60 provides a logic 1 at its output. ...

Cited by 17 - Related Articles - Web Search

#### Management of sensory-motor activity in mobile robots - all 3 versions »

AA Bestavros, JJ Clark, NJ Ferrier - Robotics and Automation, 1990. Proceedings., 1990 IEEE ..., 1990 - ieeexplore.ieee.org

... There are two distin- guished inputs for each module **reset** and **inhibit.Reset** forces the finite state controller to go back to its initial state. ...

Cited by 20 - Related Articles - Web Search

# Arbiter circuit for establishing priority control of read, write and refresh operations with respect ... - all 2 versions »

M Hashimoto - US Patent 4,956,820, 1990 - Google Patents

... access signal or signals, a second circuit element to **inhibit** transfer of ... are generated asynchronously, and a fourth circuit element to **reset** arbiter circuit ...

Cited by 10 - Related Articles - Web Search

### Method for program control of components of an automotive vehicle - all 2 versions »

M Asano, H Tanaka - US Patent 4,355,360, 1982 - Google Patents

... 306 INTERRUPT INHIBIT RESET FI TO 0 RESET F , RQ TO 0 rmiRD PROGRAM ffj rTHIRD PROGRAM mj ,308 ... 31 I INTERRUPT INHIBIT RESET F 2 TO 0 RESET F | RQ TO 0 ...

Cited by 13 - Related Articles - Web Search

### MULTI-CHANNEL ASYNCHRONOUS TO SYNCHRONOUS CONVERTER - all 3 versions »

DR Sullivan - US Patent 3,809,820, 1974 - Google Patents

... stream; and, inhibit means connected at the input to said count -down means and at the output to said detector means to inhibit more than one reset each bit ...

Cited by 11 - Related Articles - Web Search

### A 500-MHz, 32-word× 64-bit, eight-port self-resetting CMOSregister file - all 3 versions »

W Hwang, RV Joshi, WH Henkels - Solid-State Circuits, IEEE Journal of, 1999 - ieeexplore.ieee.org ... used for diagnostic testing: the "Hold-Reset" devices, used for initialization and holding the reset state, and the "Inhibit- Reset" NAND, which is ...

Cited by 19 - Related Articles - Web Search

### Power-on-reset circuit providing protection against power supply interruptions - all 3 versions »

M Guedj - US Patent 6,118,315, 2000 - Google Patents

... The power- on-reset circuit gives an inhibition signal INH that is applied to an inhibition input of the circuit CW to prohibit its operation in this case. ...

Cited by 9 - Related Articles - Web Search

# <u>Communication system for forming different networks on the same ring transmission line</u> - <u>all 2</u> versions »

T Nishino, O Isono, T Tachibana, E Iwabuchi, T ... - US Patent 4,965,790, 1990 - Google Patents ... Therefore, when the drop/insert units nodes, an **inhibit** command to **inhibit** the use of the for transmission and receiving is capable of processing ...

#### Cited by 12 - Related Articles - Web Search

#### Doppler detection device with integrator sampling means to inhibit false alarms - all 2 versions »

D Nicholls - US Patent 4,012,730, 1977 - Google Patents

... The false alarm inhibitor preferably comprises a level detector con -nected to the ...

of a predetermined signal level by the detector, and a reset current source ...

Cited by 9 - Related Articles - Web Search

#### Monitoring system for cardiac pacers - all 2 versions »

RR Brownlee, GFO Tyers, PH Neff - US Patent 4,142,533, 1979 - Google Patents

... from the rate discrimination circuitry 34, will 50 values of capacitor C\, and

resistors Rj, and R 4 . inhibit and reset the pacing oscillator 12, whenever ...

Cited by 22 - Related Articles - Web Search

#### PAINTED J

SL Russell - US Patent 3,818,358, 1974 - Google Patents

... number of said clock pulses counted by said second counter and an absence of said

first reset pulse for generating a second inhibit- reset signal, said other ...

Cited by 7 - Related Articles - Web Search

# A 500 MHz 32-word X 64-bit 8-port Self-resetting CMOS Register File And Associated Dynamic-to-static ...

WH Henkels, W Hwang, RV Joshi - VLSI Circuits, 1997. Digest of Technical Papers., 1997..., 1997 - ieeexplore.ieee.org

... which bypasses the interlock. There are also two subcircuits used for diagnostic testing: "Hold-Reset" and "Inhibit-Reset". For ...

Cited by 8 - Related Articles - Web Search

<u>Train control having a supervisory monitor providing improved operating safety and better ...</u> - all 2 versions »

WE Schmitz, FJ Dimasi - US Patent 4,774,669, 1988 - Google Patents

... FIG. 4 9(K RESET SUPERVISOR INHIBIT RESET ERROR INHIBIT CLEAR ERRORRECORD TRANSFER TO H ISTORY 93> ... tor can no longer reset the error inhibit and no supervi- ...

Search

Cited by 10 - Related Articles - Web Search

	G	o	0	0	0	0	0	0	O	0	08	1	e	
Result Page:											10			

Google Home - About Google - About Google Scholar

©2008 Google

inhibit reset